Hardware Engineer (FPGA/ASIC) (June - September)

Hardware, Software, Electronic.

About Us

We were founded by a small group of traders and technologists in a tiny New York office. Today, we have more than 2,600 employees across five global offices. We trade a broad range of asset classes on more than 200 venues in 45 countries. 

Jane Street
Learn more about what it’s like to work at Jane Street.

About the Position

Our goal is to give you a real sense of what it's like to work at Jane Street full time while also providing a truly unparalleled educational experience. As an intern, you are paired with full-time employees who act as mentors, collaborating with you on real-world projects we actually need done.

In this internship, you'll learn how we use tools to make programming faster, more pleasant, and more reliable. We apply these same principles to our hardware engineering work, and we're looking for people who are interested in using programming language technology to improve the process of designing, testing, and validating hardware designs.

We use Hardcaml, an OCaml library for succinctly describing hardware in RTL. Hardcaml is tightly integrated into our development environment, so you'll also gain lots of exposure to the libraries and tools that are foundational to our internal systems. No previous knowledge of Hardcaml is required.

The hardware team at Jane Street works on both FPGA and ASIC designs. Depending on your background and experience, we'll craft a project that gives you exposure to our shared Hardcaml tech stack, as well as targeting an FPGA or ASIC platform.

During the program, you'll dive deep on one project, mentored closely by the full-time employees who helped design it. Some intern projects consider big-picture questions that we're still trying to figure out, while others involve building something new. Your mentors will help you gain a better understanding of the wide range of problems we solve every day. We expect interns to build hardware applications from concept to a working design; your projects will predominantly involve OCaml & Hardcaml, for both RTL design and testing/integration.

About You

We don't expect you to have a background in finance, OCaml, functional programming, or any other specific field — we're looking for smart people who enjoy solving interesting problems. We're more interested in how you think and learn than what you currently know. You should be:

  • Comfortable with a software programming language
  • Experienced with a Hardware Description (or Construction) language (VHDL, Verilog, Chisel, Pymtl, or other), for both writing and testing hardware designs
  • Experienced working with FPGA or ASIC vendor tools - Vivado or Quartus for FPGAs, Genus or Innovus for ASICs
  • Experienced with building a working hardware project (either FPGA or ASIC) through an academic, professional, or personal project
  • Interested in learning how to use FPGAs or ASICs in the context of networking
  • Fluent in English

1e127ede32d8f816eacfb0aed73cee11

This button will open a new tab and take you directly to the employer's website.
Please remember, if asked, that you found this opportunity on Gradcracker.
Add to shortlist
Shortlisted
  • Deadline
    Ongoing
  • Starting
    June 2027
  • Salary
    Competitive + benefits
  • Degree required
    Bachelor's
  • Duration
    3 months
  • Location
    London
Show location/s on map
Disciplines Accepted...
  • All STEM disciplines
The 2026/27
Gradcracker Toolkit
Explore the online version
For our new webinar season we are inviting students to submit questions to our featured employers.
Find out more here
© 2007 - 2026 Gradcracker Limited
Log in/Register
Gradcracker Limited, October House, Long Street, Easingwold, York, YO61 3HX
01347 823822
info@gradcracker.com
Company registration number: 6370348