At CERN, the European Organisation for Nuclear Research, physicists and engineers are probing the fundamental structure of the universe. Using the world's largest and most complex scientific instruments, they study the basic constituents of matter - fundamental particles that are made to collide together at close to the speed of light. The process gives physicists clues about how particles interact, and provides insights into the fundamental laws of nature.
Webinar Highlight
Get ownership of projects at CERN - so early on in your career!
To watch the full Gradcracker/CERN webinar, click here.
Job description
Join the CERN Experimental Physics Department and help develop next-generation detector technologies for future High Energy Physics experiments. As part of the High Speed Links programme, you will contribute to radiation-tolerant optical communication systems that combine custom ASICs, silicon photonics, optical modules, and FPGA platforms to enable reliable high-speed data transmission in extreme environments.
We are seeking an Analogue/Custom IC Design Engineer to design and validate advanced communication ASICs and high-speed CMOS circuits for particle physics detectors. The role involves taking cutting-edge technologies from prototype development through to full system demonstrators.
Your responsibilities
Study and define architectures for analogue and mixed-signal circuits that enable high-speed communication systems using silicon photonics.
Design and verify CMOS circuit blocks such as clock and data recovery (CDR) circuits, high speed clock distribution networks and high-speed analogue-to-digital converters (ADCs).
Perform laboratory testing, characterisation, and validation of circuits.
Carry out radiation qualification (single-event effects and total ionising dose) of manufactured devices.
Your profile
A strong background in digital and analogue electronics, ideally in an IC design environment.
Familiarity with clock generation and distribution, including fundamentals of DLL, PLL, and CDR circuits.
The ability to solve engineering problems using a variety of analysis and simulation methods.
Hands-on experience in the design, testing and debugging of electronic circuits.
A strong team player who can also work independently.
Skills
Design, simulation and layout of CMOS integrated circuits using Cadence Virtuoso.
Working knowledge of physical verification flows (DRC, LVS, PEX) using Siemens Calibre or Cadence PVS.
Knowledge of at least one of the following: optical receiver circuits, high data rate drivers (wireline, laser and/or external modulators), PLL and CDR design, TIA, ADC and DAC design, control systems.
Working knowledge of at least one programming, scripting, or data analysis language (e.g., Python, Bash, MATLAB).
Experience with electromagnetics (EM) simulation tools (e.g., Ansys HFSS, Simulia CST) is considered a plus.
Spoken and written English, with a commitment to learn French.
Eligibility criteria:
You are a national of a CERN Member or Associate Member State.
You have a professional background in Electronics Engineering (or a related field) and have either:
a Master's degree with 2 to 6 years of post-graduation professional experience;
or a PhD with no more than 3 years of post-graduation professional experience.
You have never had a CERN fellow or graduate contract before.
This position involves:
Work during nights, Sundays and official holidays.
Work in Radiation Areas.
Work during nights, Sundays and official holidays, when required by the needs of the Organisation.
What we offer
A monthly stipend ranging between 6,372-7,004 Swiss Francs (net of tax).
Coverage by CERN's comprehensive health scheme (for yourself, your spouse and children), and membership of the CERN Pension Fund.
Depending on your individual circumstances: installation grant; family, child and infant allowances; payment of travel expenses at the beginning and end of contract.
30 days of paid leave per year.
On-the-job and formal training at CERN as well as in-house language courses for English and/or French.
We've signed the Gradcracker feedback pledge.
(This means that we will supply feedback if requested after an interview.)